Bus Architecture Notes | Basic Computer Engineering | RGPV BTech First Year
Bus Architecture Notes | Basic Computer Engineering | RGPV BTech First Year
Bus Architecture
Bus Architecture Computer Organization рдХрд╛ рдПрдХ рдорд╣рддреНрд╡рдкреВрд░реНрдг рднрд╛рдЧ рд╣реИред Computer System рдореЗрдВ CPU, Memory рддрдерд╛ Input Output Devices рдХреЗ рдмреАрдЪ Data, Address рддрдерд╛ Control Signals рдХреЗ рдЖрджрд╛рди-рдкреНрд░рджрд╛рди рдХреЗ рд▓рд┐рдП Bus рдХрд╛ рдЙрдкрдпреЛрдЧ рдХрд┐рдпрд╛ рдЬрд╛рддрд╛ рд╣реИред Bus рдПрдХ Communication Path рд╣реЛрддреА рд╣реИ рдЬреЛ Computer рдХреЗ рд╡рд┐рднрд┐рдиреНрди Components рдХреЛ рдЖрдкрд╕ рдореЗрдВ рдЬреЛрдбрд╝рддреА рд╣реИред
Introduction
Computer System рдореЗрдВ рдЕрдиреЗрдХ Hardware Components рд╣реЛрддреЗ рд╣реИрдВред рдпрджрд┐ рдкреНрд░рддреНрдпреЗрдХ Component рдХреЛ рдЕрд▓рдЧ-рдЕрд▓рдЧ рддрд╛рд░реЛрдВ рджреНрд╡рд╛рд░рд╛ рдЬреЛрдбрд╝рд╛ рдЬрд╛рдП рддреЛ System рдмрд╣реБрдд Complex рд╣реЛ рдЬрд╛рдПрдЧрд╛ред рдЗрд╕ рд╕рдорд╕реНрдпрд╛ рдХреЛ рджреВрд░ рдХрд░рдиреЗ рдХреЗ рд▓рд┐рдП Bus Architecture рдХрд╛ рдЙрдкрдпреЛрдЧ рдХрд┐рдпрд╛ рдЬрд╛рддрд╛ рд╣реИред
Bus рдПрдХ рд╕рд╛рдЭрд╛ Communication Channel рд╣реИ рдЬрд┐рд╕рдХреЗ рдорд╛рдзреНрдпрдо рд╕реЗ Data рддрдерд╛ Signals Transfer рдХрд┐рдП рдЬрд╛рддреЗ рд╣реИрдВред
Definition of Bus
Bus рдПрдХ Electronic Communication Path рд╣реИ рдЬреЛ CPU, Memory рддрдерд╛ Input Output Devices рдХреЗ рдмреАрдЪ Data рддрдерд╛ Control Information рдХреЗ рдЖрджрд╛рди-рдкреНрд░рджрд╛рди рдХрд╛ рдХрд╛рд░реНрдп рдХрд░рддреА рд╣реИред
Bus = Shared Communication Path
Need of Bus Architecture
- Data Communication
- Resource Sharing
- System Integration
- Efficient Data Transfer
- Reduced Wiring Complexity
- Improved Performance
Components Connected Through Bus
- CPU
- Main Memory
- Cache Memory
- Input Devices
- Output Devices
- Storage Devices
Types of Bus
- Data Bus
- Address Bus
- Control Bus
1. Data Bus
Data Bus CPU, Memory рддрдерд╛ Input Output Devices рдХреЗ рдмреАрдЪ Actual Data рдХреЛ Transfer рдХрд░рддреА рд╣реИред
- Bidirectional Bus
- Transfers Data
- Performance Dependent on Bus Width
рдЙрджрд╛рд╣рд░рдг:
8-bit Bus тЖТ 8 Bits at a Time
32-bit Bus тЖТ 32 Bits at a Time
2. Address Bus
Address Bus Memory Address рдХреЛ Transfer рдХрд░рддреА рд╣реИред CPU рдЗрд╕реА Bus рдХреЗ рдорд╛рдзреНрдпрдо рд╕реЗ Memory Location рдХреЛ Select рдХрд░рддрд╛ рд╣реИред
- Unidirectional Bus
- Address Transfer
- Determines Memory Capacity
Memory Locations = 2^n
рдЬрд╣рд╛рдБ n Address Bus Width рд╣реИред
3. Control Bus
Control Bus рд╡рд┐рднрд┐рдиреНрди Control Signals рдХреЛ Transfer рдХрд░рддреА рд╣реИред
- Read Signal
- Write Signal
- Interrupt Signal
- Clock Signal
- Reset Signal
Bus Architecture Diagram Explanation
| Bus Type | Direction | Purpose |
|---|---|---|
| Data Bus | Bidirectional | Transfers Data |
| Address Bus | Unidirectional | Transfers Address |
| Control Bus | Bidirectional | Transfers Control Signals |
Bus Width
Bus Width рдЙрд╕ Data рдХреА рдорд╛рддреНрд░рд╛ рдХреЛ рджрд░реНрд╢рд╛рддреА рд╣реИ рдЬрд┐рд╕реЗ Bus рдПрдХ рд╕рдордп рдореЗрдВ Transfer рдХрд░ рд╕рдХрддреА рд╣реИред
| Bus Width | Data Transfer Capacity |
|---|---|
| 8-bit | 8 Bits |
| 16-bit | 16 Bits |
| 32-bit | 32 Bits |
| 64-bit | 64 Bits |
Bus Cycle
- Address Placement
- Control Signal Generation
- Data Transfer
- Transfer Completion
CPU рд╕рдмрд╕реЗ рдкрд╣рд▓реЗ Address Bus рдкрд░ Address рднреЗрдЬрддрд╛ рд╣реИ, рдлрд┐рд░ Control Signals Generate рдХрд░рддрд╛ рд╣реИ рдФрд░ рдЕрдВрдд рдореЗрдВ Data Transfer рдХрд┐рдпрд╛ рдЬрд╛рддрд╛ рд╣реИред
System Bus
Data Bus, Address Bus рддрдерд╛ Control Bus рдХреЗ Combination рдХреЛ System Bus рдХрд╣рд╛ рдЬрд╛рддрд╛ рд╣реИред
System Bus = Data Bus + Address Bus + Control Bus
Advantages of Bus Architecture
- Reduced Wiring
- Easy Communication
- Low Cost Design
- Easy Expansion
- Improved Resource Sharing
- Simplified Hardware Design
Limitations of Bus Architecture
- Bus Congestion
- Limited Bandwidth
- Single Point Communication Path
- Performance Bottleneck
Applications
- Personal Computers
- Servers
- Embedded Systems
- Microcontrollers
- Industrial Automation
- Networking Equipment
- Mobile Devices
Industrial Importance
- Processor Design
- Motherboard Design
- Computer Manufacturing
- Data Centers
- Cloud Computing Infrastructure
- Telecommunication Systems
Data Bus vs Address Bus
| Feature | Data Bus | Address Bus |
|---|---|---|
| Purpose | Transfers Data | Transfers Address |
| Direction | Bidirectional | Unidirectional |
| Width Impact | Performance | Memory Capacity |
Viva Questions
- What is Bus Architecture?
- What is a Bus?
- What is Data Bus?
- What is Address Bus?
- What is Control Bus?
- What is Bus Width?
- What is System Bus?
- Why is Address Bus Unidirectional?
- Why is Data Bus Bidirectional?
- What is Bus Cycle?
Exam Oriented Important Questions
- Define Bus Architecture.
- Explain various types of Bus.
- Differentiate between Data Bus and Address Bus.
- What is Control Bus? Explain.
- Describe System Bus.
- Explain Bus Cycle with Diagram.
- Write Advantages and Limitations of Bus Architecture.
Conclusion
Bus Architecture Computer System рдХреЗ рд╡рд┐рднрд┐рдиреНрди Components рдХреЗ рдмреАрдЪ Communication рдХрд╛ рдЖрдзрд╛рд░ рд╣реИред Data Bus, Address Bus рддрдерд╛ Control Bus рдорд┐рд▓рдХрд░ Efficient Data Transfer рд╕реБрдирд┐рд╢реНрдЪрд┐рдд рдХрд░рддреЗ рд╣реИрдВред рдЖрдзреБрдирд┐рдХ Computers рдХреА Performance рдФрд░ Expandability рдореЗрдВ Bus Architecture рдХреА рдорд╣рддреНрд╡рдкреВрд░реНрдг рднреВрдорд┐рдХрд╛ рд╣реЛрддреА рд╣реИред
Related Articles
Manipulators in C++ Notes | endl, setw, setprecision, setfill | Basic Computer Engineering | RGPV BTech First Year
0...
Read More тЖТType Conversion in C++ Notes | Basic Computer Engineering | RGPV BTech First Year
Type Co...
Read More тЖТAssignment Operator in C++ Notes | Basic Computer Engineering | RGPV BTech First Year
Assignm...
Read More тЖТCopy Constructor in C++ Notes | Basic Computer Engineering | RGPV BTech First Year
Copy Co...
Read More тЖТthis Pointer in C++ Notes | Basic Computer Engineering | RGPV BTech First Year
this Po...
Read More тЖТ